WHAT IS CLAIMED IS:

- A method of processing data packets comprising: 1 1.
- 2 generating an enqueue command specifying a queue
- descriptor associated with a new buffer in response to 3
- receiving an enqueue request, with the queue descriptor stored 4
- in a cache and the queue descriptor having a head pointer 5
- pointing to a first buffer in a queue of buffers and a tail 6
- 7 pointer pointing to a last buffer in the queue of buffers and
- 8 9 10 11 with the first buffer having a buffer pointer pointing to a
 - next buffer in the queue;

setting a buffer pointer associated with the last buffer to point to the new buffer; and

setting the tail pointer to point to the new buffer.

- 2. The method of claim 1 further comprising:
- and there there will have been setting the tail pointer to point to another buffer in
 - 3 response to receiving an enqueue request with respect to said
 - other buffer. 4
 - The method of claim 1 further comprising: 1 З.
 - 2 generating a dequeue command specifying the queue
 - descriptor associated with the first buffer in response to 3
 - receiving a dequeue request with respect to the first buffer, 4
 - and setting the head pointer to point to the next buffer. 5

- 1 4. The method of claim 3 further comprising:
- 2 setting the head pointer to point to a buffer pointed to
- 3 by the next buffer in response to receiving a dequeue request
- with respect to the next buffer.

8

- 1 5. The method of claim 1 comprising:
- 2 replacing a queue descriptor with the queue descriptor
- 3 associated with the new buffer, if the queue descriptor
- 4 associated with the new buffer is not in the cache.
 - 6. An apparatus for processing data packets comprising:
 a first memory comprising:
 - a queue of buffers, having a first buffer with a buffer pointer pointing to a next buffer in the queue, and
 - a cache of queue descriptors, each of which has a head pointer pointing to the first buffer in the queue, and a tail pointer pointing to a last buffer in the queue;
- a processor coupled to the first memory; and
- a computer-readable medium storing instructions that when applied to the processor, cause the processor to:
- generate an enqueue command specifying a queue
- descriptor associated with a new buffer, in response to

- 15 receiving an enqueue request associated with the new
- buffer,
- set a buffer pointer associated with the last buffer
- to point to the new buffer, and
- set the tail pointer to point to the new buffer.
- 1 7. The apparatus of claim 6 wherein the processor is
- 2 configured to:
- 3 set the tail pointer to point to the other buffer, in
- 4 response to receiving an enqueue request with respect to
- 5 another buffer.
- 1 8. The apparatus of claim 6 wherein the processor is further configured to:
- generate a dequeue command specifying a queue descriptor
- 4 associated with the first buffer and set the head pointer to
 - 5 point the next buffer in response to receiving a dequeue
 - 6 request with respect to the first buffer.
 - 1 9. The apparatus of claim 8 wherein the processor is
 - 2 configured to:
 - 3 set the head pointer to point to a buffer pointed to by
 - 4 the next buffer in response to receiving a dequeue request
- 5 with respect to the next buffer.

- The apparatus of claim 6 wherein the processor is 10.
- 2 configured to:
- 3 replace a queue descriptor with the queue descriptor
- associated with the new buffer, if the queue descriptor 4
- associated with the new buffer is not in the cache. 5
- The apparatus of claim 10 wherein the processor is 1 11.
- further configured to replace a queue descriptor based on a 2
- least recently used (LRU) policy. 3
- 1 2 3 The apparatus of claim 6 wherein each buffer in the queue 12.
 - includes pointers to data buffers having data packets residing
 - in a second memory.
- the state of the s 13. The apparatus of claim 6 wherein the cache of queue
 - descriptors includes approximately 16 queue descriptors.
 - The apparatus of claim 6 wherein each buffer in the queue 14.
 - includes a count field having a value representing the number 2
 - 3 of buffers in the queue.
 - The apparatus of claim 6 wherein the queue is a linked 1 15.
 - 2 list of buffers.
 - 1 An article comprising a computer-readable medium that
 - stores computer executable instructions for causing a computer 2
 - 3 system to:

- 4 generate an enqueue command specifying a queue descriptor
- 5 associated with the new buffer in response to receiving an
- 6 enqueue request, the queue descriptor being stored in a cache
- of queue descriptors, the queue descriptors having a head
- 8 pointer pointing to a first buffer in a queue and a tail
- 9 pointer pointing to a last buffer in the queue, the first
- 10 buffer having a buffer pointer pointing to a next buffer in
- 11 the queue;
- set a buffer pointer associated with the last buffer to
 point to the new buffer; and
 - set the tail pointer to point to the new buffer.
 - 17. The article of claim 16, including instructions for causing the computer to:
 - set the tail pointer to point to the other buffer in response to receiving an enqueue request with respect to another buffer.
 - 1 18. The article of claim 16, including instructions for
- 2 causing the computer to:
- 3 generate a dequeue command specifying the queue
- 4 descriptor associated with the first buffer and set the head
- 5 pointer to point to the next buffer, in response to receiving
- a dequeue request with respect to the first buffer.

۽ قر

- 1 19. The article of claim 18, including instructions for
- 2 causing the computer to:
- set the head pointer to point to a buffer pointed to by
- 4 the next buffer, in response to receiving a dequeue request
- 5 with respect to the next buffer.
- 1 20. The article of claim 16, including instructions for
- 2 causing the computer to:
- 3 replace a queue descriptor with the queue descriptor
- 4 associated with the new buffer, if the queue descriptor
- 5 associated with the new buffer is not in the cache.
- 1 21. A system comprising:
 - a source of data packets grouped into data buffers;
- a destination for the data buffers; and
 - an apparatus coupled to the source of the data packets
 - and to the destination of the data buffers, the apparatus
- 6 comprising:
- 7 a first memory comprising:
- a queue of buffers having a first buffer
- with a buffer pointer pointing to a next buffer in
- 10 the queue, and
- a cache of queue descriptors, each of which has
- a head pointer pointing to the first buffer in the

13	queue and a tail pointer pointing to a last buffer
14	in the queue, and
15	a processor coupled to the first memory, and
16	a computer-readable medium storing instructions that
17	when applied to the processor, cause the processor to:
18	generate an enqueue command specifying a queue
19	descriptor associated with a new buffer,
20	set a buffer pointer associated with the last
21	buffer to point to the new buffer, and
22	set the tail pointer to point to the new
23	buffer.
21 22 23 1	22. The system of claim 21 wherein the processor is further
2	configured to:
2 3 3	set the tail pointer to point to the other buffer, in
4	response to receiving an enqueue request with respect to
5	another buffer.
1	23. The system of claim 21 wherein the processor is further
2	configured to:
3	generate a dequeue command specifying a queue descriptor
4	associated with the first buffer and set the head pointer to
5	point to the next buffer, in response to receiving a dequeue

request with respect to the first buffer.

- 1 24. The system of claim 23 wherein the processor configured
- 2 to:
- 3 set the head pointer to point to a buffer pointed to by
- 4 the new buffer, in response to receiving a dequeue request
- 5 with respect to the new buffer.
- 1 25. The system of claim 21 wherein the processor is
- 2 configured to:
- 3 replace a queue descriptor with the queue descriptor
- 4 associated with the next buffer, if the queue descriptor
- 5 associated with the next buffer is not in the cache.
- 1 26. The system of claim 21 wherein the processor is further
- 2 configured to replace a queue descriptor based on a least
- 3 recently used (LRU) policy.
- 1 27. The system of claim 21 wherein each buffer in the queue
- 2 includes pointers to data buffers containing data packets
- 3 residing in a second memory.
- 1 28. The system of claim 21 wherein the cache of queue
- 2 descriptors includes approximately 16 queue descriptors.
- 1 29. The system of claim 21 wherein each buffer in the queue
- 2 includes a count field having a value representing the number
- 3 of buffers in the queue.

- 1 30. The system of claim 21 wherein the queue is a linked list
- of buffers.